16. TESTING:

A. PRINTED WIRING BOARD AND TEST COUPON TO BE DESIGNED TO THE REQUIREMENTS OF IPC-2221 CLASS 3 AND TESTED PER IPC-6012B CLASS 3 TYPE 3.

B. ELECTRICAL TEST SHALL BE PERFORMED ON 100% OF THE DELIVERABLE PRODUCT. THE ELECTRICAL PROGRAM SHALL BE EXTRACTED FROM GERBER DATA OR IPC-356 FILE.

C. FOREIGN INCLUSIONS ALLOWED: 2 PER SIDE OF BOARD.

D. LAYER TO LAYER MIS-REGISTRATION ALLOWED: MAX .005. TOTAL OF .014 OVER ALL LAYERS.

E. NO OUTGASSING MASS LOSS TEST REQUIRED.

F. DIELECTRIC WITHSTANDING VOLTAGE (HIPOT) LAYER TO LAYER: 750VDC +15 -0 FOR 30 SECONDS. TO BE DONE ON TEST COUPON.

G. RATING: MAXIMUM RATED VOLTAGE: 5VDC.
TESTING TO BE AT DOUBLE THE MAXIMUM RATED VOLTAGE.

17. TEST COUPONS TO BE INTEGRATED INTO PANEL PER IPC-2221 CLASS 3 ARE TO BE ADDED BY MFG. TEST COUPONS TO BE TRACEABLE TO LOT AND PWB SERIAL NUMBER. TEST COUPON TO BE LOCATED WITHIN .5 INCHES OF ANY BOARD ON THE PANEL.

18. BOARD MANUFACTURER IS TO BE ON THE QPL FOR MIL-PRF-31032/1 OR MIL-PRF-55110.

9. HOLES:
DIAMETERS AND LOCATION TOLERANCES SHALL BE IAW IPC-2222, IPC-2221 CLASS 3 LEVEL B AND ASME Y14.5M-1994.
ALL HOLES ARE LOCATED

⌖	Ø.008 Ⓜ	A	B Ⓜ	C Ⓜ

AND ARE SPECIFIED IN THE ACCOMPANYING DRILL FILE.
FEATURES ARE DEFINED FROM DATUM B.

10. DRILL PER SUPPLIED FILE: S1101EFF1527_REV_D.PTH
S1101EFF1527_REV_D.NPT

11. ELECTRONIC DATA FILES:
GERBER FILES (IN EIA RS-274X) AND IMAGE FILES (PDF) ARE LISTED IN THE README.TXT FILE AND ARE SUPPLIED IN THE APPROPRIATE MEDIA (S1101EFL1527_REV_D_4-30-2015.ZIP)

12. BARE BOARD IDENTIFIED WITH PN AND ARTWORK REVISION. ARTWORK IMAGES ARE VIEWED THROUGH LAYER 1 (PRIMARY SIDE). CURRENT ARTWORK REVISION (CONFIG IDENT LETTER) IS LOCATED ON THE ARTWORK AND SECONDARY (BOTTOM) SIDE OF BOARD IN ETCH.

13. SOLDER MASK:
APPLY LPI (LIQUID PHOTO IMAGEABLE) PERMANENT GREEN SOLDER MASK ON PRIMARY (TOP) AND SECONDARY (BOTTOM) SIDE BOARD OVER BARE COPPER PER IPC-SM-840 CLASS H. FOR SOLDER MASK USE ARTWORK MASTER SUPPLIED, LISTED IN THE README.TXT FILE.

14. FINAL FINISH:
EXPOSED COPPER AREAS SHALL BE PRE-TINNED WITH A SINGLE PASS HOT AIR SOLDER LEVELING (HASL) PROCESS. THE PREFERRED HASL PROCESSING METHOD IS A HORIZONTAL PLANE HOT AIR SOLDER LEVEL UTILIZING A PROCESSING ANGLE OF 45 DEGREES.
PAD TO PAD THICKNESS UNIFORMITY SHALL BE MAINTAINED.
HASL MINIMUM THICKNESS SHALL BE .0003 INCHES.
HASL MAXIMUM THICKNESS SHALL BE .001 INCHES.
HASL CO-PLANARITY SHALL BE +/- 1000 MICRO INCHES.

15. MARKING:
SILKSCREEN, LEGENDS AND OTHER NOMENCLATURE ON TOP OF THE SOLDER MASK USING AA56032-IIWHT WHITE EPOXY INK PER MFG INSTRUCTIONS AND MIL-STD-130. FOR SILKSCREEN USE ARTWORK MASTER SUPPLIED, LISTED IN README.TXT FILE.
INDICATE THE FOLLOWING:
MANUFACTURER ID
DATE CODE
SERIAL NUMBER

NOTES: UNLESS OTHERWISE SPECIFIED

1. NO CHANGES BEYOND CUSTOMARY AND STANDARD BUILD PRACTICES SHALL BE MADE WITHOUT PRIOR APPROVAL FROM ZIN TECHNOLOGIES.

2. PRIMARY SIDE OF BOARD SHOWN.

3. FABRICATION SHALL BE IAW IPC-2221 AND IPC-2222.

4. INSPECTION AND ACCEPTANCE CRITERIA PER IPC-6012B CLASS 3 TYPE 3.

5. MATERIAL:

A. GLASS CLOTH EPOXY LAMINATE FLAME RESISTANT PER IPC-4101/24. COPPER ELECTRO DEPOSITED HIGH TEMPERATURE TYPE H, THICKNESS TOLERANCE CLASS B AND SURFACE QUALITY CLASS A. SEE LAMINATE STACK UP FOR NORMAL FOIL WEIGHT, UNLESS OTHERWISE INDICATED, MINIMUM DIELECTRIC SPACING BETWEEN CONDUCTIVE LAYERS SHALL BE .0035 MINIMUM AFTER LAMINATION.

B. BONDING SHEET: RESIN PRE-IMPREGNATED GLASS FABRIC PER IPC-4101/24.

C. COPPER FOIL: ELECTROPLATED COPPER SHEET PER IPC-MF-150, HTE-TYPE E. .5 OZ BEFORE PLATING MAY BE SUBSTITUTED FOR IPC-4101/24 MATERIAL FOR EXTERNAL LAYERS.

6. CONDUCTORS:
DESIGNED MINIMUM ACCEPTABLE CONDUCTOR WIDTHS AND SPACING AS FOLLOWS:

	INTERNAL	EXTERNAL
CONDUCTOR WIDTH ≤ TO .013	+.001 -.002	+.003 -.003
CONDUCTOR WIDTH > TO .013 AND < .025	+.002 -.004	+.004 -.004
CONDUCTOR WIDTH ≥ TO .025	+.004 -.006	+.008 -.006

WITH MINIMUM SPACING OF .010.
MINIMUM CONDUCTOR WIDTH OF .010.

7. MINIMUM INSULATION DISTANCE FROM ANY ACTIVE CIRCUITRY TO THE BOARD EDGE SHALL BE .025.

8. MINIMUM ANNULAR SOLDER RING SHALL BE PER IPC-6012, CLASS 3. THERE SHALL BE A MIN. OF .002 EXTERNAL AND .001 INTERNAL OF COPPER PAD ANNULAR RING, NOT INCLUDING HOLE PLATING MATERIAL, AROUND DRILL HOLES FOR ELECTRICAL CIRCUITS.

CHG	ZONE	DESCRIPTION	APP/DATE
D		REVISED PER ACME-ECO-343 AND ACME-ECO-421	MH 5/1/15 DS 5/1/15 TG 5/1/15
C		REVISED PER ACME-ECO-293 AND ACME-ECO-320	DS 6/20/14 TG 6/23/14 RP 6/20/14
B		REVISED PER ACME-ECO-137	MH 1/10/14 RP 1/10/14 TG 1/29/14
A		NOT USED	

REVISIONS

THIS DRAWING IS UNDER CONFIGURATION CONTROL: DO NOT REVISE WITHOUT APPROVED ECO

APPROVED: E. McCLOSKEY DATE: 5/4/15

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES			
TOLERANCE ON			
.X	± .05	PROJECT LEAD	B. BOROWSKI 2/7/2012
.XX	± .01	QUALITY	D. SEELEY 2/7/2012
.XXX	± .005	SAFETY	W. BORRELLI 2/3/2012
FRACTION	± X/XX	ENGINEER	T. GOBELI 2/6/2012
ANGULAR	± X° XX'	DESIGNER	R. PFEIFFER 2/3/2012
BREAK EDGES	.XX-.XX	REVIEWER	D. STRANG 2/5/2012

DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994

CONTRACT NUMBER: NNC09BA02B
DELIVERY NUMBER: SPACE110
FILE LOCATION: S1101EFA1527_REV_D.bpc
CAD PACKAGE: BLUEPRINT

PRIOR TO USE CHECK FOR ANY OUTSTANDING ECO'S WITH CONFIGURATION MANAGEMENT OFFICE

ZIN TECHNOLOGIES
6745 ENGLE ROAD
AIRPORT EXECUTIVE PARK
CLEVELAND, OHIO 44130
440 625-2200

NATIONAL AERONAUTICS AND SPACE ADMINISTRATION
JOHN H. GLENN RESEARCH CENTER
LEWIS FIELD
CLEVELAND, OHIO

NEXT ASSEMBLY: ACME
60 DEGREE RADIOMETER BOARD
ASSEMBLY DRAWING: S1101EFA1527


TITLE: ACME
60 DEGREE RADIOMETER BOARD
FABRICATION DRAWING

SIZE	DRAWING NUMBER	REV	BLDG	AREA
C	S1101EFF1527	D	ZIN	GRC


UNITS: INCH


SCALE:	INITIAL REL DATE	SHEET	DISCIPLINE
NONE	2/7/2012	1 OF 2	ELECTRICAL

REV D
DRAWING NUMBER S1101EFF1527
SIZE C



BOARD OUTLINE






S1101EFL1527 REV D DRL

Through Holes				
Symbol	Quantity	Diameter	Tolerance	Plated
A	7	0.012	+0.003 / -0.010	Yes
▫	3	0.033	+0.004 / -0.003	Yes
⊡	8	0.046	+0.004 / -0.003	Yes
✲	2	0.112	+0.004 / -0.001	No

DRILL PATTERN

LAYER STACK-UP



SILKSCREEN (TOP)	FILE:	S1101EFL1527_REV_D.SST
SOLDERMASK (TOP)	FILE:	S1101EFL1527_REV_D.SMT
LAYER 1 (Signal) 0.0014 Cu (1.0 OZ)	FILE:	S1101EFL1527_REV_D.L1
Substrate		
LAYER 2 (Signal) 0.0014 Cu (1.0 OZ)	FILE:	S1101EFL1527_REV_D.L2
Substrate		
LAYER 3 (Signal) 0.0014 Cu (1.0 OZ)	FILE:	S1101EFL1527_REV_D.L3
Substrate		
LAYER 4 (Signal) 0.0014 Cu (1.0 OZ)	FILE:	S1101EFL1527_REV_D.L4
SOLDERMASK (BOTTOM)	FILE:	S1101EFL1527_REV_D.SMB
SILKSCREEN (BOTTOM)	FILE:	S1101EFL1527_REV_D.SSB

CHG	ZONE	DESCRIPTION	APP/DATE
REVISIONS			

SIZE	DRAWING NUMBER	REV	BLDG	AREA
C	S1101EFF1527	D	ZIN	GRC
			UNITS: INCH	
SCALE: NONE	INITIAL REL DATE 2/7/2012	SHEET 2 OF 2	DISCIPLINE ELECTRICAL	

REV D
DRAWING NUMBER S1101EFF1527
SIZE C